

APPARATUS AND METHOD FOR IDENTIFICATION
OF A PRIMARY CODE START SYNC POINT FOLLOWING
A RETURN TO PRIMARY CODE EXECUTION

This application claims priority under 35 USC §119(e)(1) of Provisional Application Number 60/434,119 (TI-34667P) filed December 17, 2002.

Related Applications

- 5 U.S. Patent Application (Attorney Docket No. TI-34654),
entitled APPARATUS AND METHOD FOR SYNCHRONIZATION OF TRACE
STREAMS FROM MULTIPLE PROCESSING UNITS, invented by Gary L.
Swoboda, filed on even date herewith, and assigned to the
assignee of the present application; U.S. Patent
10 Application (Attorney Docket No. TI-34655), entitled
APPARATUS AND METHOD FOR SEPARATING DETECTION AND ASSERTION
OF A TRIGGER EVENT, invented by Gary L. Swoboda, filed on

5 even date herewith, and assigned to the assignee of the
present application; U.S. Patent Application (Attorney
Docket No. TI-34656), entitled APPARATUS AND METHOD FOR
STATE SELECTABLE TRACE STREAM GENERATION, invented by Gary
L. Swoboda, filed on even date herewith, and assigned to
10 the assignee of the present application; U.S. Patent
Application (Attorney Docket No. TI-34657), entitled
APPARATUS AND METHOD FOR SELECTING PROGRAM HALTS IN AN
UNPROTECTED PIPELINE AT NON-INTERRUPTIBLE POINTS IN CODE
EXECUTION, invented by Gary L. Swoboda, filed on even date
15 herewith, and assigned to the assignee of the present
application; U.S. Patent Application (Attorney Docket No.
TI-34658), entitled APPARATUS AND METHOD FOR REPORTING
PROGRAM HALTS IN AN UNPROTECTED PIPELINE AT NON-
INTERRUPTIBLE POINTS IN CODE EXECUTION, invented by Gary L.
20 Swoboda, filed on even date herewith, and assigned to the
assignee of the present application; U.S. Patent
Application (Attorney Docket No. TI-34659), entitled
APPARATUS AND METHOD FOR A FLUSH PROCEDURE IN AN
INTERRUPTED TRACE STREAM, invented by Gary L. Swoboda,
25 filed on even date herewith, and assigned to the assignee
of the present application; U.S. Patent Application
(Attorney Docket No. TI-34660), entitled APPARATUS AND
METHOD FOR CAPTURING AN EVENT OR COMBINATION OF EVENTS
RESULTING IN A TRIGGER SIGNAL IN A TARGET PROCESSOR,
30 invented by Gary L. Swoboda, filed on even date herewith,
and assigned to the assignee of the present application;

5 U.S. Patent Application (Attorney Docket No. TI-34661),
entitled APPARATUS AND METHOD FOR CAPTURING THE PROGRAM
COUNTER ADDRESS ASSOCIATED WITH A TRIGGER SIGNAL IN A
TARGET PROCESSOR, invented by Gary L. Swoboda, filed on
even date herewith, and assigned to the assignee of the
10 present application; U.S. Patent Application (Attorney
Docket No. TI-34662), entitled APPARATUS AND METHOD
DETECTING ADDRESS CHARACTERISTICS FOR USE WITH A TRIGGER
GENERATION UNIT IN A TARGET PROCESSOR, invented by Gary L.
Swoboda and Jason L. Peck, filed on even date herewith, and
15 assigned to the assignee of the present application U.S.
Patent Application (Attorney Docket No. TI-34663), entitled
APPARATUS AND METHOD FOR TRACE STREAM IDENTIFICATION OF A
PROCESSOR RESET, invented by Gary L. Swoboda and Bryan
Thome, filed on even date herewith, and assigned to the
20 assignee of the present application; U.S. Patent (Attorney
Docket No. TI-34664), entitled APPARATUS AND METHOD FOR
TRACE STREAM IDENTIFICATION OF A PROCESSOR DEBUG HALT
SIGNAL, invented by Gary L. Swoboda and Bryan Thome, filed
on even date herewith, and assigned to the assignee of the
25 present application; U.S. Patent Application (Attorney
Docket No. TI-34665), entitled APPARATUS AND METHOD FOR
TRACE STREAM IDENTIFICATION OF A PIPELINE FLATTENER PRIMARY
CODE FLUSH FOLLOWING INITIATION OF AN INTERRUPT SERVICE
ROUTINE; invented by Gary L. Swoboda and Bryan Thome, filed
30 on even date herewith, and assigned to the assignee of the
present application; U.S. Patent Application (Attorney

5 Docket No. TI-34666), entitled APPARATUS AND METHOD FOR
TRACE STREAM IDENTIFICATION OF A PIPELINE FLATTENER
SECONDARY CODE FLUSH FOLLOWING A RETURN TO PRIMARY CODE
EXECUTION, invented by Gary L. Swoboda and Bryan Thome,
filed on even date herewith, and assigned to the assignee
10 of the present application; U. S. Patent Application
(Attorney Docket No. TI-34668), entitled APPARATUS AND
METHOD FOR IDENTIFICATION OF A NEW SECONDARY CODE START
POINT FOLLOWING A RETURN FROM A SECONDARY CODE EXECUTION,
invented by Gary L. Swoboda, filed on even date herewith,
15 and assigned to the assignee of the present application;
U.S. Patent Application (Attorney Docket No. TI-34669),
entitled APPARATUS AND METHOD FOR TRACE STREAM
IDENTIFICATION OF A PAUSE POINT IN A CODE EXECUTION
SEQUENCE, invented by Gary L. Swoboda, filed on even date
20 herewith, and assigned to the assignee of the present
application; U.S. Patent Application (Attorney Docket No.
TI-34670), entitled APPARATUS AND METHOD FOR COMPRESSION OF
A TIMING TRACE STREAM, invented by Gary L. Swoboda and
Bryan Thome, filed on even date herewith, and assigned to
25 the assignee of the present application; U.S. Patent
Application (Attorney Docket No. TI-34671), entitled
APPARATUS AND METHOD FOR TRACE STREAM IDENTIFICATION OF
MULTIPLE TARGET PROCESSOR EVENTS, invented by Gary L.
Swoboda and Bryan Thome, filed on even date herewith, and
30 assigned to the assignee of the present application; and
U.S. Patent Application (Attorney Docket No. TI-34672),

5 entitled APPARATUS AND METHOD FOR OP CODE EXTENSION IN
PACKET GROUPS TRANSMITTED IN TRACE STREAMS, invented by
Gary L. Swoboda and Bryan Thome, filed on even date
herewith, and assigned to the assignee of the present
application are related applications.

10

Background of the Invention

1. Field of the Invention

15 This invention relates generally to the testing of digital
signal processing units and, more particularly, to the
signals that are transmitted from a target processor to a
host processing to permit analysis of the target processor
operation. Certain events in the target processor must be
20 communicated to the host processing unit along with
contextual information. In this manner, the test and debug
data can be analyzed and problems in the operation of the
target processor identified.

25 2. Description of the Related Art

As microprocessors and digital signal processors have
become increasingly complex, advanced techniques have been
developed to test these devices. Dedicated apparatus is
30 available to implement the advanced techniques. Referring
to Fig. 1A, a general configuration for the test and debug

5 of a target processor **12** is shown. The test and debug procedures operate under control of a host processing unit **10**. The host processing unit **10** applies control signals to the emulation unit **11** and receives (test) data signals from the emulation unit **11** by cable connector **14**. The emulation
10 unit **11** applies control signals to and receives (test) signals from the target processing unit **12** by connector cable **15**. The emulation unit **11** can be thought of as an interface unit between the host processing unit **10** and the target processor **12**. The emulation unit **11** processes the
15 control signals from the host processor unit **10** and applies these signals to the target processor **12** in such a manner that the target processor will respond with the appropriate test signals. The test signals from the target processor **12** can be a variety types. Two of the most popular test
20 signal types are the JTAG (Joint Test Action Group) signals and trace signals. The JTAG protocol provides a standardized test procedure in wide use in which the status of selected components is determined in response to control signals from the host processing unit. Trace signals are
25 signals from a multiplicity of selected locations in the target processor **12** during defined period of operation. While the width of the bus **15** interfacing to the host processing unit **10** generally has a standardized dimension, the bus between the emulation unit **11** and the target
30 processor **12** can be increased to accommodate an increasing amount of data needed to verify the operation of the target

5 processing unit **12**. Part of the interface function between the host processing unit **10** and the target processor **12** is to store the test signals until the signals can be transmitted to the host processing unit **10**.

10 In testing the target processors, certain events must be identified by the host processing unit. To understand the origin of the program flush sync point, portions of the target processor must be considered in more detail. Referring to Fig. 1B, the target processor pipeline **127**

15 executes program instructions. After the instruction has been processed by the processor pipeline **127**, an access of the memory unit **128** results in a delay. To accommodate this delay, the instruction, is placed in a pipeline flattener **129**. The pipeline flattener **129** is similar to a

20 first in-first out storage unit. However, the instruction remains in the pipeline flattener **129** until the results of the memory unit access are stored in the location along with the instruction. When the pipeline flattener **129** becomes full, a new instruction results in the transfer

25 from the pipeline flattener **129** to the appropriate location in the target processor.

Referring to Fig. 1C, the secondary (interrupt) code execution has been halted or completed (upper graph) and a

30 primary or program code begins execution (middle graph). The lower graph illustrates that the results of the program

5 execution are being withdrawn from the pipeline flattener.
At the breakpoint in the secondary code execution, both the
unprotected processor pipeline and the pipeline flattener
halt operation. Although instruction results are no longer
being transferred to or from the pipeline flattener, the
10 results of the memory accesses are still being added to the
instruction locations in the pipeline flattener. After
some period of time, the primary (or background program)
code execution begins. As a result of the primary code
execution and the pipeline flattener latency, the pipeline
15 flattener transfers instruction results still stored in the
pipeline flattener remaining from the interrupt service
routine (secondary) code execution before transferring the
results of primary code execution. After the instructions
remaining in the pipeline flattener from the interrupt
20 service routine have been removed, the first instruction
from the pipeline flattener as a result of the program code
execution indicates the program code execution start. It
is important to communicate to the host processing unit
where the execution of the primary code execution begins,
25 i.e., exits from the pipeline flattener.

A need has been felt for apparatus and an associated method
having the feature that the point at which the primary code
execution begins is identified in a target processor and
30 that the program execution beginning point is communicated
to the host processing unit. It is another feature of the

5 apparatus and associated method to transfer information
concerning the return of the start of program execution to
the host processing unit using the trace stream. It is a
still further feature of the apparatus and associated
method to communicate to the host processing unit when the
10 primary program execution is begun relative to the target
processor activity.

5 **Summary of the Invention**

The aforementioned and other features are accomplished, according to the present invention, by providing the target processor with at least two trace streams. One of the
10 trace streams is a timing trace stream. The second trace stream is the program counter trace stream. When a beginning of the program execution following an interrupt service routine is identified, a program code start point sync marker is generated in the program counter trace
15 stream. This program code start point sync marker includes a signal group identifying the event as the beginning of a program code start point, a signal group relating the program code start point to the timing trace stream, and a signal group identifying the point in the program execution
20 where the program code start point is identified. The point in the program execution where the program code start point is identified is determined by indicia in each location in the pipeline flattener indicating when the program code exits the pipeline flattener. The time of the
25 occurrence of the program code start point is determined by trace synchronization markers and by a position of a clock cycle in a timing packet.

Other features and advantages of present invention will be
30 more clearly understood upon reading of the following description and the accompanying drawings and the claims.

5

Brief Description of the Drawings

Figure 1A is a general block diagram of a system configuration for test and debug of a target processor, while Fig. 1B is a block diagram illustrating the components of the target processor relevant to the present invention, and Fig. 1C illustrates the operation of the components of Fig. 1B.

Figure 2 is a block diagram of selected components in the target processor used the testing of the central processing unit of the target processor according to the present invention.

Figure 3 is a block diagram of selected components of the illustrating the relationship between the components transmitting trace streams in the target processor.

Figure 4A illustrates format by which the timing packets are assembled according to the present invention, while Figure 4B illustrates the inclusion in the timing stream of a periodic sync marker according to the present invention.

Figure 5 illustrates the parameters for sync markers in the program counter stream packets according to the present invention.

5

Figure 6A illustrates the sync markers in the program counter trace stream when a periodic sync point ID is generated, while Figure 6B illustrates the reconstruction of the target processor operation from the trace streams according to the present invention.

10

Figure 7 is a block diagram illustrating the apparatus used in reconstructing the processor operation from the trace streams according to the present invention.

15

Figure 8A is block diagram of the program counter sync marker generation unit; Figure 8B illustrates the sync markers generated in the presence of a program code start point identification; Figure 8C illustrates the reconstruction of the processor operation from the trace streams; and Figure 8D illustrates the reconstruction of the target processor code execution from the trace streams according to the present invention.

20

25 **Description of the Preferred Embodiment**

1. Detailed Description of the Figures

Fig. 1A, Fig. 1B, and Fig. 1C have been described with respect to the related art.

30

5 Referring to Fig. 2, a block diagram of selected components
of a target processor **20**, according to the present
invention, is shown. The target processor includes at
least one central processing unit **200** and a memory unit
208. The central processing unit **200** and the memory unit
10 **208** are the components being tested. The trace system for
testing the central processing unit **200** and the memory unit
202 includes three packet generating units, a data packet
generation unit **201**, a program counter packet generation
unit **202** and a timing packet generation unit **203**. The data
15 packet generation unit **201** receives VALID signals,
READ/WRITE signals and DATA signals from the central
processing unit **200**. After placing the signals in packets,
the packets are applied to the scheduler/multiplexer unit
204 and forwarded to the test and debug port **205** for
20 transfer to the emulation unit **11**. The program counter
packet generation unit **202** receives PROGRAM COUNTER
signals, VALID signals, BRANCH signals, and BRANCH TYPE
signals from the central processing unit **200** and, after
forming these signal into packets, applies the resulting
25 program counter packets to the scheduler/multiplexer **204**
for transfer to the test and debug port **205**. The timing
packet generation unit **203** receives ADVANCE signals, VALID
signals and CLOCK signals from the central processing unit
200 and, after forming these signal into packets, applies
30 the resulting packets to the scheduler/multiplexer unit **204**
and the scheduler/multiplexer **204** applies the packets to

5 the test and debug port **205**. Trigger unit **209** receives
EVENT signals from the central processing unit **200** and
signals that are applied to the data trace generation unit
201, the program counter trace generation unit **202**, and the
timing trace generation unit **203**. The trigger unit **209**
10 applies TRIGGER and CONTROL signals to the central
processing unit **200** and applies CONTROL (i.e., STOP and
START) signals to the data trace generation unit **201**, the
program counter generation unit **202**, and the timing trace
generation unit **203**. The sync ID generation unit **207**
15 applies signals to the data trace generation unit **201**, the
program counter trace generation unit **202** and the timing
trace generation unit **203**. While the test and debug
apparatus components are shown as being separate from the
central processing unit **201**, it will be clear that an
20 implementation these components can be integrated with the
components of the central processing unit **201**.

Referring to Fig. 3, the relationship between selected
components in the target processor **20** is illustrated. The
25 data trace generation unit **201** includes a packet assembly
unit **2011** and a FIFO (first in/first out) storage unit
2012, the program counter trace generation unit **202**
includes a packet assembly unit **2021** and a FIFO storage
unit **2022**, and the timing trace generation unit **203**
30 includes a packet generation unit **2031** and a FIFO storage
unit **2032**. As the signals are applied to the packet

5 generators **201**, **202**, and **203**, the signals are assembled into packets of information. The packets in the preferred embodiment are 10 bits in width. Packets are assembled in the packet assembly units in response to input signals and transferred to the associated FIFO unit. The
10 scheduler/multiplexer **204** generates a signal to a selected trace generation unit and the contents of the associated FIFO storage unit are transferred to the scheduler/multiplexer **204** for transfer to the emulation unit. Also illustrated in Fig. 3 is the sync ID generation
15 unit **207**. The sync ID generation unit **207** applies an SYNC ID signal to the packet assembly unit of each trace generation unit. The periodic signal, a counter signal in the preferred embodiment, is included in a current packet and transferred to the associated FIFO unit. The packet
20 resulting from the SYNC ID signal in each trace is transferred to the emulation unit and then to the host processing unit. In the host processing unit, the same count in each trace stream indicates that the point at which the trace streams are synchronized. In addition, the
25 packet assembly unit **2031** of the timing trace generation unit **203** applies an INDEX signal to the packet assembly unit **2021** of the program counter trace generation unit **202**. The function of the INDEX signal will be described below.

30 Referring to Fig. 4A, the assembly of timing packets is illustrated. The signals applied to the timing trace

5 generation unit **203** are the CLOCK signals and the ADVANCE
signals. The CLOCK signals are system clock signals to
which the operation of the central processing unit **200** is
synchronized. The ADVANCE signals indicate an activity
such as a pipeline advance or program counter advance (())
10 or a pipeline non-advance or program counter non-advance
(1). An ADVANCE or NON-ADVANCE signal occurs each clock
cycle. The timing packet is assembled so that the logic
signal indicating ADVANCE or NON-ADVANCE is transmitted at
the position of the concurrent CLOCK signal. These
15 combined CLOCK/ADVANCE signals are divided into groups of 8
signals, assembled with two control bits in the packet
assembly unit **2031**, and transferred to the FIFO storage
unit **2032**.

20 Referring to Fig. 4B, the trace stream generated by the
timing trace generation unit **203** is illustrated. The first
(in time) trace packet is generated as before. During the
assembly of the second trace packet, a SYNC ID signal is
generated during the third clock cycle. In response, the
25 timing packet assembly unit **2031** assembles a packet in
response to the SYNC ID signal that includes the sync ID
number. The next timing packet is only partially assembled
at the time of the SYNC ID signal. In fact, the SYNC ID
signal occurs during the third clock cycle of the formation
30 of this timing packet. The timing packet assembly unit
2031 generates a TIMING INDEX 3 signal (for the third

5 packet clock cycle at which the SYNC ID signal occurs) and transmits this TIMING INDEX 3 signal to the program counter packet assembly unit **2031**.

Referring to Fig. 5, the parameters of a sync marker in the
10 program counter trace stream, according to the present invention is shown. The program counter stream sync markers each have a plurality of packets associated therewith. The packets of each sync marker can transmit a plurality of parameters. A SYNC POINT TYPE parameter
15 defines the event described by the contents of the accompanying packets. A program counter TYPE FAMILY parameter provides a context for the SYNC POINT TYPE parameter and is described by the first two most significant bits of a second header packet. A BRANCH INDEX
20 parameter in all but the final SYNC POINT points to a bit within the next relative branch packet following the SYNC POINT. When the program counter trace stream is disabled, this index points a bit in the previous relative branch packet when the BRANCH INDEX parameter is not a logic "0".
25 In this situation, the branch register will not be complete and will be considered as flushed. When the BRANCH INDEX is a logic "0", this value point to the least significant value of branch register and is the oldest branch in the packet. A SYNC ID parameter matches the SYNC POINT with
30 the corresponding TIMING and/or DATA SYNC POINT which are tagged with the same SYNC ID parameter. A TIMING INDEX

parameter is applied relative to a corresponding TIMING SYNC POINT. For all but LAST POINT SYNC events, the first timing packet after the TIMING PACKET contains timing bits during which the SYNC POINT occurred. When the timing stream is disabled, the TIMING INDEX points to a bit in the timing packet just previous to the TIMING SYNC POINT packet when the TIMING INDEX value is not zero. In this situation, the timing packet is considered as flushed. A TYPE DATA parameter is defined by each SYNC TYPE. An ABSOLUTE PC VALUE is the program counter address at which the program counter trace stream and the timing information are aligned. An OFFSET COUNT parameter is the program counter offset counter at which the program counter and the timing information are aligned.

Referring to Fig. 6A, a program counter trace stream for a hypothetical program execution is illustrated. In this program example, the execution proceeds without interruption from external events. The program counter trace stream will consist of a first sync point marker 601, a plurality of periodic sync point ID markers 602, and last sync point marker 603 designating the end of the test procedure. The principal parameters of each of the packets are a sync point type, a sync point ID, a timing index, and an absolute PC value. The first and last sync points identify the beginning and the end of the trace stream. The sync ID parameter is the value from the value from the

5 most recent sync point ID generator unit. In the preferred embodiment, this value is a 3-bit logic sequence. The timing index identifies the status of the clock signals in a packet, i.e., the position in the 8 position timing packet when the event producing the sync signal occurs.

10 And the absolute address of the program counter at the time that the event causing the sync packet is provided. Based on this information, the events in the target processor can be reconstructed by the host processor.

15 Referring to Fig. 6B, the reconstruction of the program execution from the timing and program counter trace streams is illustrated. The timing trace stream consists of packets of 8 logic "0"s and logic "1"s. The logic "0"s indicate that either the program counter or the pipeline is advanced, while the logic "1"s indicate that either the

20 program counter or the pipeline is stalled during that clock cycle. Because each program counter trace packet has an absolute address parameter, a sync ID, and the timing index in addition to the packet identifying parameter, the

25 program counter addresses can be identified with a particular clock cycle. Similarly, the periodic sync points can be specifically identified with a clock cycle in the timing trace stream. In this illustration, the timing trace stream and the sync ID generating unit are in

30 operation when the program counter trace stream is initiated. The periodic sync point is illustrative of the

5 plurality of periodic sync points that would typically be available between the first and the last trace point, the periodic sync points permitting the synchronization of the three trace streams for a processing unit.

10 Referring to Fig. 7, the general technique for reconstruction of the trace streams is illustrated. The trace streams originate in the target processor **12** as the target processor **12** is executing a program **1201**. The trace signals are applied to the host processing unit **10**. The

15 host processing unit **10** also includes the same program **1201**. Therefore, in the illustrative example of Fig. 6 wherein the program execution proceeds without interruptions or changes, only the first and the final absolute addresses of the program counter are needed.

20 Using the advance/non-advance signals of the timing trace stream, the host processing unit can reconstruct the program as a function of clock cycle. Therefore, without the sync ID packets, only the first and last sync markers are needed for the trace stream. This technique results in

25 reduced information transfer. Fig. 6 includes the presence of periodic sync ID cycles, of which only one is shown. The periodic sync ID packets are important for synchronizing the plurality of trace streams, for selection of a particular portion of the program to analyze, and for

30 restarting a program execution analysis for a situation wherein at least a portion of the data in the trace data

5 stream is lost. The host processor can discard the (incomplete) trace data information between two sync ID packets and proceed with the analysis of the program outside of the sync timing packets defining the lost data.

10 Referring to Fig. 8A, the major components of the program counter packet generation unit **202** is shown. The program counter packet generation unit **202** includes a decoder unit **2023**, storage unit **2021**, a FIFO unit **2022**, and a gate unit **2024**. PERIODIC SYNC ID signals, TIMING INDEX signals, and

15 ABSOLUTE ADDRESS signals are applied to gate unit **2024**. When the PERIODIC SYNC ID signals are incremented, the decoder unit **2023**, in response to the PERIODIC SYN ID signal, stores a periodic sync ID header signal group in a predetermined location **2021A** of the header portion of the

20 storage unit **2021**. The PERIODIC SYNC signal causes the gate **2024** to transmit the PERIODIC SYNC ID signals, the TIMING INDEX signals and the ABSOLUTE ADDRESS signals. These transmitted signals are stored in the storage unit **2021** in information packet locations assigned to these

25 parameters. When all of the portions of the periodic sync marker have been assembled in the storage unit **2021**, then the component packets of the periodic sync marker are transferred to the FIFO unit **2022** for eventual transmission to the scheduler/multiplexer unit. Similarly, when a

30 PROGRAM CODE START POINT signal is generated and applied to the decoder unit **2023**, the program code start point header

5 identifying signal group is stored in position **2021A** in the header portion of the storage unit **2021**. The PROGRAM CODE START POINT signal applied to decoder unit 2023 results in a control signal being applied to the gate **2024**. As a result of the control signal, the SYNC ID signals, the
10 TIMING INDEX signals, and the ABSOLUTE ADDRESS signals are stored in the appropriate locations in storage unit **2021**. When the program code start point signal sync marker has been assembled, i.e., in packets, the program code start point sync marker is transferred to the FIFO unit **2022**.

15

Referring to Fig. 8B, the generation of the PROGRAM CODE START POINT signal is illustrated. The pipeline flattener **129** includes a series of sequential locations **1290**. Instruction indicia from the processor pipeline are entered
20 in the pipeline flattener and move in sequence through the flattener. At some point in the pipeline flattener **129**, the signals from the related memory unit access are included with the instruction indicia. Also included in each instruction indicia is a location subgroup **1291** that
25 stores the origin of the instruction. In Fig. 8B, a P indicates a program code instruction and an I indicates an interrupt service routine instruction. The instruction exiting from the pipeline flattener **129** is applied to the decision logic **811**. When the portion **1291** containing the
30 identification of the type of code changes (i.e., from I to P) for the instruction exiting from the pipeline flattener,

5 the decision logic generates an event signal. The event signal is applied to the trigger unit **209**. The trigger unit 209, in response, to this event signal generates a PROGRAM CODE START POINT sign that is applied to the decoder unit **2023**.

10

Referring to Fig. 8C, examples of the sync markers in the program counter trace stream are shown. The start of the test procedure is shown in first point sync marker 801. Thereafter, periodic sync ID markers 805 can be generated.

15 Other event markers can also be generated. The identification of a PROGRAM CODE START POINT signal results in the generation of the program code start point sync marker 810. Periodic sync ID signals can be generated between the program code start point sync marker and the

20 end of the instruction execution.

Referring to Fig. 8D, a reconstruction of the program counter trace stream from the sync markers of Fig. 8B and the timing trace stream is shown. The first sync point

25 marker indicates the beginning of test procedure with a program counter address PC(ISR), i.e., the program counter address of the first interrupt service routine. The interrupt service routine continues to execute unit with the program counter addresses being related to a particular

30 processor clock cycle. When the execution of the interrupt service routine is ended (e.g., a RETURN signal issued),

- 5 the instruction execution is halted at program counter is at address $PC + 9(ISR)$. During the return procedure, the program counter does not advance as indicated by the logic "1"s associated with each clock cycle. Sync ID markers (not shown) can be generated. At program counter address
- 10 $PC+10$, the program code execution is initiated. The instructions resulting from the interrupt service routine in the pipeline flattener are removed from the pipeline flattener. The number of clock cycles to implement this removal is determined by the pipeline flattener latency.
- 15 After the last interrupt service routine code instruction is removed, i.e., $PC+14(ISR)$ from the pipeline flattener, the PROGRAM CODE START POINT signal is generated resulting in a program code start point sync marker.

5 2. Operation of the Preferred Embodiment

The present invention relies on the ability of relate the timing trace stream and the program counter trace stream. This relationship is provided by having periodic sync ID
10 information transmitted in each trace stream. In addition, the timing packets are grouped in packets of eight signals identifying whether the program counter or the pipeline advanced or didn't advance. The sync markers in the program counter stream include both the periodic sync ID
15 and the position in the current eight position packet when the event occurred. Thus, the clock cycle of the event can be specified. In addition, the address of the program counter is provided in the program code start point sync markers so that the start of the program code can be
20 related to the execution of the target processing unit. Thus, the program code start point sync marker generated in the program counter trace as a result of the return to the program code can be related to the target processor clock, the execution instruction stream of the target processor,
25 and to the generation of the PROGRAM CODE START POINT signal that was the result of the change of executing code.

The sync marker trace steams illustrated above relate to an idealized operation of the target processor in order to
30 emphasize the features of the present invention. Numerous

5 other sync events (e.g. branch events) will typically be included in the program counter trace stream.

In the testing of a target processor, large amounts of information need to be transferred from the target
10 processor to the host processing unit. Because of the large amount of data to be transferred within a limited bandwidth, every effort is provided to eliminate necessary information transfer. For example, the program counter trace stream, when the program is executed in a straight-
15 forward manner and the sync ID markers are not present, would consist only of a first and last sync point marker. The execution of the program can be reconstructed as described with respect to Fig. 7. The program counter trace streams includes sync markers only for events that
20 interrupt/alter the normal instruction execution such as branch sync markers and debug halt sync markers.

In the foregoing discussion, the sync markers can have additional information embedded therein depending on the
25 implementation of the apparatus generating and interpreting the trace streams. This information will be related to the parameters shown in Fig. 5. It will also be clear that a data trace stream, as shown in Fig. 2 will typically be present. The periodic sync IDs as well as the timing
30 indexes will also be included in the data trace stream. In addition, the program counter absolute address parameter

- 5 can be replaced by the program counter off-set register in certain situations.

While the invention has been described with respect to the embodiments set forth above, the invention is not
10 necessarily limited to these embodiments. Accordingly, other embodiments, variations, and improvements not described herein are not necessarily excluded from the scope of the invention, the scope of the invention being defined by the following claims.